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Abstract 
Process-related and stress-induced changes in threshold voltage are major variability 
concerns in ultra-scaled CMOS transistors. The device designers consider this variability as an 
irreducible part of the design problem and use different circuit level optimization schemes to 
handle these variations. In this paper, we demonstrate how an increase in the negative steepness of 
the universal mobility relationship improves both the process-related (e.g., oxide thickness 
fluctuation, gate work-function fluctuation), as well as stress-induced or reliability-related (e.g., 
Bias Temperature Instability or BTI) parametric variation in CMOS technology. Therefore, we 
calibrate the universal mobility parameters to reflect the measured variation of negative steepness 
in uniaxially strained CMOS transistor. This allows us to study the extent of (process-related and 
stress-induced parametric) variation resilience in uniaxial strain technology by increasing the 
negative steepness of the mobility characteristics. Thus, we show that variability analysis in 
strained CMOS technology must consider the presence of self-compensation between mobility 
variation and threshold voltage variation, which leads to considerable amount of variation 
resilience. Finally, we use detailed circuit simulation to stress the importance of accurate mobility 
variation modeling in SPICE analysis and explain why the variability concerns in strained 
technology may be less severe than those in unstrained technology.  
Index Terms: 
Uniaxial strain, threshold voltage, effective mobility, variability, BTI, transistor, digital circuit, 
variation resilience, optimization.  
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I. INTRODUCTION 
The scaling of CMOS technology based on Moore’s law has so far concentrated on 
improving the performance of transistor by reducing dimensions (e.g., effective oxide thickness 
EOT, channel length L), as well as by incorporating new materials within the transistor structure 
(e.g., metal for gate, high-κ materials for dielectric and strained-silicon for channel). Such 
aggressive scaling has the unintended consequence of making the statistical fluctuation of 
transistor parameters increasingly important [1]. Specifically, current CMOS transistors suffer 
from statistical variation in process parameters [2-4] like EOT, L, substrate dopant (ND), gate-
substrate work-function difference (ΦGS), etc. These effects give rise to time-zero variation in 
performance parameters (like threshold voltage VT, drain current ID, etc.) among transistors of a 
particular technology. Moreover, use of high oxide electric field (Eox) and high-κ dielectric (like 
SiON, HfO2, etc.) have introduced additional concerns from time-dependent variation in transistor 
parameters due to defect formation within the bulk of the oxide or at the substrate/dielectric 
interface. These lead to significant reliability concerns in CMOS technology (e.g., Positive Bias 
Temperature Instability or PBTI for NMOS [5], Negative Bias Temperature Instability or NBTI 
for PMOS [6]).  
Until now, the research on transistor’s parametric variations have focused on correlating 
the fluctuation in parameters to variation in device characteristics [3, 7, 8], as well as mitigating 
these variations through the use of extra processing steps (e.g., use of monolayer doping for 
reducing dopant fluctuation [9], plasma nitridation over thermal nitridation in SiON CMOS 
technology for reducing time-dependent VT variation [10]). In spite of these efforts, device 
designers often feel that process modifications alone can not adequately address the variation 
problem without unacceptable loss in device performance. So a standard option is to operate the 
transistors with an extra guard band voltage, over and above the voltage that is required for 
nominal operation [11, 12], so that the circuit remains functional despite significant parametric 
variation. Similarly, there are proposals for using adaptive body bias [13-15], adaptive power 
supply (i.e., circuit sleeping) [16], (area-)resizing of transistors along the critical path [17], etc. for 
minimizing the impact of temporal variability or reliability. Such circuit level reliability 
optimization requires one to monitor the degradation level of IC at different stages of operation 
using specialized circuits like ‘Silicon Odometers’ [11] (based on the measurement of quiescent 
leakage current [18], for example). 
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Recently, we have discussed the possibility of self-compensation of NBTI in strained 
PMOS transistors [19] and PBTI in high-κ NMOS transistor [20, 21]. Sufficient negative steepness 
in the effective mobility (µeff) of the inversion carrier vs. vertical effective electric field (Eeff) 
characteristic, achieved through uniaxial strain in [19], has been the key requirement for designing 
such self-compensated or variation-resilient transistors. A steep µeff-Eeff characteristic ensures that 
NBTI and PBTI in these transistors result in an opposing fluctuation for µeff and carrier density 
(Ninv) within the inverted PMOS channel. As a result, the drivability (i.e., drain current ID ~ µeffNinv) 
of a variation-resilient transistor becomes less sensitive to NBTI and PBTI (hence, BTI as a whole). 
This beneficial effect has also been corroborated in the simple circuit analysis reported  in [20, 21].  
In this paper, we broaden the discussion of self-compensation in four important ways. 
First, we show that the principles of self-compensation is relevant to different process variations, 
as well and show that self-compensation is indeed possible for variations related to different oxide 
and gate parameters (e.g., EOT, ФMS); as such, the ‘degradation-compensated’ strained transistor 
proposed in [19] can also be considered as a ‘variation-resilient’ transistor. Second, we 
characterize the µeff-Eeff relationship as a function of uniaxial strain (presumably for the first time) 
and identify the practical limits of uniaxial strain technology in achieving self-compensation. 
Third, we highlight the limitations of achieving self-compensation in modern short channel 
transistors by showing its inability to reduce the effects of channel length variation, random dopant 
fluctuation (RDF), as well as variation in off-state leakage current. And finally, we verify the 
consequence of self-compensation in a set of digital circuits and show that the delay degradation in 
digital circuits can indeed be reduced by considering physical changes in transistor parameters 
(like VT, Eeff, µeff, etc.) during circuit simulation.
2
 Therefore, we illustrate how variation resilience 
may ease the burden of designers in guard-banding against some of the variability issues (like BTI, 
EOT-fluctuation, ФMS-fluctuation) that the nanoscale CMOS technology is currently struggling to 
handle. 
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 Note that conventional SPICE simulation will fail to capture the effect of self-compensation, due 
to the reasons discussed in section VII-A. 
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II. PRINCIPLE OF VARIATION RESILIENCE 
Let us first review the design principle involving self-compensation in a variation-resilient 
transistor and compare its characteristics with a classical CMOS transistor. For this, we need to 
understand the effect of process-related and stress-induced parametric variation in transistors drain 
current. Drain current in linear region (ID,lin) can be expressed as ID,lin ~ µeffNinv; where, Ninv ~ (VG 
- VT). Thus, the fluctuation of ID,lin (ΔID,lin) can be expressed as:  
  , , ~ ~ .D lin D lin eff eff inv inv eff eff T G TI I N N V V V           (1) 
According to (1), a transistor can be resilient to ID,lin variation (i.e., have ΔID,lin ~ 0) only if an 
increase (decrease) in µeff compensates the corresponding increase (decrease) in VT. All MOS 
transistors have negative differential steepness in its µeff – Eeff characteristics (Fig.  1b), mainly due 
to effect of surface roughness [22] and this ‘negative steepness’ dictates that any increase in VT is 
always accompanied by an increase in µeff@VG and vice versa. 
3
 
In classical MOS transistor, the steepness of the µeff – Eeff or µeff – VG (see (10) for Eeff – VG 
relationship) characteristic is generally insufficient to fully compensate the linear increase in Ninv 
with VG. As a result, transfer (e.g., ID,lin-VG) characteristic of a classical transistor is dominated by 
the increase in Ninv with VG; as such, a classical transistor have finite ON-state transconductance 
,
G T
m ON D G V V
g I V   (Fig.  1a). In addition, relatively shallow µeff – Eeff steepness in classical 
transistors ensures negligible change in µeff (Δµeff) due to ΔVT. Thus according to (1), ΔID,lin is 
dominated by the ΔVT term, which makes ID,lin of a classical transistor sensitive to various sources 
of ΔVT. To mitigate the effect of ΔVT in these transistors, one can use a fraction of the supply 
voltage (VDD – V1 in Fig.  1a) to guard-band against ΔVT [11, 12] – so that even the slowest 
transistor (at the end of product lifetime) have sufficient drive current (ID,min ) for a functional 
integrated circuit. 
It is possible however to increase the negative steepness of µeff – Eeff relationship by 
various techniques, e.g., by introducing uniaxial strain (thus reducing phonon-scattering, while 
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 However, in case of interface trap (NIT)-related ΔVT, one needs to consider the decrease in 
µeff@Eeff due to additional coulomb scattering introduced by NIT [22]; as a result, overall change in 
µeff@VG can be either positive or negative depending on the µeff – Eeff steepness [19]. 
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keeping surface roughness essentially unchanged) [19], by reducing operating temperature (thus 
making temperature-independent surface roughness scattering dominant over the temperature-
dependent phonon-scattering) [21, 23]. And with suitably high negative steepness for the µeff – Eeff 
characteristic, positive Δµeff@VG due to positive ΔVT (and vice versa) can be large enough to 
balance the two terms in (1), thereby making the variation-resilient transistor insensitive to ΔVT (in 
terms of ID,lin). Moreover, since an increase in the negative steepness of µeff – Eeff or µeff – VG can 
match the positive steepness of Ninv – VG, therefore, variation-resilient transistors have flatter ID,lin-
VG characteristics (smaller gm,ON) compared to the classical ones (Fig.  1c). Thus consideration of 
self-compensation between µeff and Ninv is eventually reflected in flat transfer characteristics above 
threshold. And it is intuitively clear from Fig.  1c that with such flat transfer characteristics, ID,lin 
will not be affected by ΔVT. Therefore, the presence of self-compensation suggests the possibility 
of reducing the guard-band voltage for ID,min.  
Now, let us see whether the presence of ID,lin self-compensation ensures corresponding 
behavior in the saturation regime, as well. Here, we theoretically analyze the effect of self-
compensation in saturation region drain current (ID,sat) in the following way. According to 
scattering theory [24], modern transistors operate in quasi-ballistic regime and ΔID in linear and 
saturation regions can be approximated as [21, 24], 
   , ( ), ( ) ( )
, ( )0 0 , ( )0
1  .
-


 
  
G G
T lin satD lin sat eff
lin sat
D lin sat eff G T lin satV V
VI
B
I V V
 (2) 
Now, the ballistic coefficients in the linear regime (Blin) is ~ 0, in the saturation regime (Bsat) 
ranges from 0 << Bsat < 1 [24, 25]. Therefore, one expects self-compensation to be more effective 
for ΔID,lin compared to ΔID,sat.  
 
Finally, let us consider the implication of self-compensation on the variation of IOFF in the 
sub-threshold region (VG < VT). Since IOFF for a transistor is dominated by thermionic emission 
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(when band-to-band tunneling is negligible
4
), we can write |IOFF| ~ exp [-q|VT|/mkBT] [27] and its 
differentiation in the sub-threshold regime results –  
 
1OFF
T T
OFF B
I m
V V
I mk T m
  
    
 
 (3) 
where,  1 D IT dim C C C   is the body-effect co-efficient, CD is the depletion-layer 
capacitance, CIT is the interface trap capacitance, and 
2di SiO di PHY
C EOT T   is the 
dielectric capacitance, 
2SiO
 is the relative permittivity of SiO2, and di , TPHY are relative 
permittivity and thickness of high-κ gate dielectric. Since, Δm ~ ΔVT/Eg,Si ~ ΔVT (where, Eg,Si ~1eV 
is the silicon bandgap), (3) suggests that a partial compensation between ΔVT and Δm (which 
obviously has different physics compared to the self-compensation between Δµeff and ΔVT, 
discussed so far) will only be possible for |VT|/m ~ 1. However, modern transistors has m > 1 and 
|VT| ~ 0.3V [28]. Therefore, self-compensation between Δµeff and ΔVT has no influence on reducing 
ΔIOFF in CMOS transistors.  
III. METHOD OF INCREASING µEFF-EEFF STEEPNESS 
We have now established larger µeff-Eeff steepness or smaller gm,ON as a requirement for 
designing self-compensated transistors. Such increase in µeff-Eeff steepness can be achieved by 
having a larger increase in µeff at low Eeff compared to the µeff at high Eeff. Within the picture of 
universal mobility, µeff can be expressed as [22]: 
 
1 1 1 1
eff coul ph sr
          (4) 
where, µcoul, µph, and µsr are components of µeff due to coulomb scattering, phonon scattering and 
surface roughness scattering, respectively. As shown in [22], µcoul, µph are the dominant component 
at low Eeff and µsr is the dominant component at high Eeff. Thus to achieve self-compensation by 
increasing µeff-Eeff steepness, one needs to improve µcoul, µph and keep similar µsr by increasing 
uniaxial strain within the channel [19] or by reducing operating temperature [21]. In the following, 
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 If IOFF is dominated by band-to-band tunneling (as the case for short-channel transistors having 
low bandgap Ge substrates [26]), any change in VT will directly reflect in a corresponding change 
in IOFF. Hence, self-compensation for IOFF is also unexpected in such short-channel transistors. 
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we qualitatively (section A) and quantitatively (section B) explain the variation in µeff-Eeff 
steepness as a function of uniaxial strain, thus identify the extent of uniaxial strained technology 
necessary for self-compensation of ΔVT (section C).  
A. Qualitative Theory 
As widely used for transistor’s performance improvement [43], uniaxial strain (rather than 
biaxial strain) is also preferable for achieving self-compensation. Biaxial tensile strain though 
shows performance or µeff improvement for NMOS, compared to that for PMOS [43], it will not be 
suitable for obtaining self-compensation in NMOS transistors. This is because biaxial tensile strain 
increases µsr (as well as µph) for NMOS by reducing the roughness amplitude [29, 30]. Thus 
biaxial tensile strain in NMOS improves µeff at all Eeff, and hence does not increase the µeff-Eeff 
steepness [30]. On the other hand, process induced uniaxial strain by source/drain engineering is 
introduced after the gate insulator growth. Thus, it does not change the Si and gate insulator 
interface properties and hence results negligible change in surface roughness or µsr [31]; thereby, 
uniaxial strain satisfies the first requirement (i.e., reduced increase in µeff at high Eeff) of self-
compensation. 
Now consider if the requirements of enhanced µcoul and µph (for self-compensation) are 
also satisfied in uniaxial strain technology. We consider the consequence of using tensile strain 
and <110> compressive strain for NMOS and PMOS, respectively; because these uniaxial strains 
improve transistor performance significantly [43]. Tensile strain splits the Δ2-Δ4 electron valleys 
and hence reduces inter-valley phonon scattering or increases µph for electron transport. In addition, 
since Δ2 constitutes the lower electron valley under tensile strain, there is also an increase in the 
occupancy of electron at the Δ2 electron valley having lower transport effective mass. As such, 
tensile strain also increases µcoul for electron transport [32]. As a result, self-compensation in 
NMOS transistor can be achieved through tensile strain. On the other hand, compressive strain 
splits the heavy hole-light hole (HH-LH) valleys and hence reduces inter-valley phonon scattering 
or increases µph for hole transport. In addition, since HH valley has the higher occupancy of holes 
under compressive strain (which also has lower transport effective mass in the <110> direction), 
<110> compressive strain also expected to increase µcoul for hole transport. As a result, self-
compensation in PMOS transistor can be achieved through compressive strain.  
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B. Quantitative Analysis of Self-Compensation 
Here, we experimentally demonstrate the consequence of <110> compressive uniaxial 
strain in achieving self-compensation for PMOS transistor. Since the theory of self-compensation 
is similar for NMOS and PMOS transistors (see section III-A), we also expect similar 
improvement in NMOS transistor, as well. The PMOS transistors under study have <110> 
compressive uniaxial strain applied through SiGe Source/Drain and contact etch stop layer 
(therefore, a reduction of L increases strain [33]); the transistors also have a doping density of NDop 
~ 3x10
17
 cm
-3
 and EOT ~ 1.4nm. Now, to estimate the effect of uniaxial strain (ε) on µeff-Eeff, we 
determine µeff and Eeff for unstrained and strained transistors having different channel length (L), 
using the measurement procedure similar to [34]. Then, we calculate the mobility enhancement 
factor µeff,ε/µeff,ε=0 as a function of Eeff at different L (or equivalently at different ε).
 5
 Finally, by 
using µeff,ε/µeff,ε=0 and µeff,ε=0 for longest L transistor (thus avoiding the extra mechanism for shorter 
L transistor [35]), we estimate µeff@Eeff for different amount of uniaxial compressive strain (Fig.  
2). Our measurement of µeff vs. Eeff for unstrained L = 10µm transistor is consistent with the 
universal mobility curve [22]; here, the only difference at low Eeff is due to presence of higher 
substrate doping (~3x10
17
 cm
-3
) in our transistors. Fig.  2 also indicates an increase in µeff@Eeff 
with strain, as well as an increase in the negative steepness of the µeff vs. Eeff characteristics, as 
expected from the qualitative analysis in section A. 
To capture the strain dependence in a quantitative mobility model, we add two features in 
the universal mobility relationship. Based on the discussion in section III-A, we know that 
compressive uniaxial strain increases µcoul by having higher occupancy in the lower transport 
effective mass HH valley and also increases µph due to HH-LH band splitting. To capture this, we 
use the following expressions for µcoul, µph, and µsr for fitting the µeff-Eeff characteristics in Fig.  2: 
                                                     
5
 Here, we could have estimated µeff,ε/µeff,ε=0 by measuring µeff on transistors having different L (i.e., 
µeff for longest L transistor will serve as µeff,ε=0 and µeff for shorter L transistors will serve as µeff,ε). 
However, such procedure requires explicit decomposition between the effect of strain and the 
effect of extra scattering from source/drain halo regions [35] for shorter channel transistors. 
Therefore, we estimate µeff,ε/µeff,ε=0 at a particular ε (or L), by comparing µeff@Eeff of unstrained and 
strained transistors having same channel length. 
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   (7) 
Note that the phenomenological expression for strain-induced phonon mobility enhancement for 
µph in (6) was first introduced in [36] and later used by many groups [37, 38]. Using µeff-Eeff 
characteristics of unstrained transistor, we first estimate the parameters: µ1 = 97.3 cm
2
/V-sec, µ2 = 
82.52 cm
2
/V-sec, and µ3 = 357.5 cm
2
/V-sec. The remaining parameters are consistent with 
literature; vis. α1 = 1, α2 = -0.32 are the same as used in [22] and α3 = -1.6 is the same as extracted 
from the µsr components reported in [39]. Next, band-structure information of strained transistors 
are used to estimate the effective energy difference of HH-LH valleys in strained (ΔH,ε) transistors 
using single sub-band and Airy-function approximation. Similar to the findings in [40], our 
calculation of ΔH,ε shows an increase in ΔH,ε with Eeff (see Fig.  3a). Then, by comparing ΔH,ε for 
unstrained and strained transistors, we calculate ΔELH-HH = ΔH,ε – ΔH,ε=0  at different Eeff (see Fig.  
3b). Interestingly, ΔELH-HH at higher Eeff has small deviation from its value of 6.426ε eV at zero Eeff 
(where, 6.426eV is the deformation potential [40]). Using the information of ΔELH-HH from Fig.  3b, 
we fit µeff-Eeff characteristics (Fig.  2) and hence estimate µ1str = (1+9x10
4ε), B = 0.27. Finally, for 
studying the effect of NIT in section VII-B, we use βIT ~ 0.04 for the wavefunction interaction 
parameter [41], which has been obtained by fitting µeff-Eeff characteristics before and after NIT 
generation [34] and is assumed to be strain independent (as observed in [42]). 
C. Self-Compensation at Practical Strain Limit 
Using the strain-dependent mobility model of (4)-(7), we estimate µeff-Eeff for different 
levels of strain (Fig.  4a), which suggests that for higher strain (i.e., for ε > 2.5% in Fig.  4a), 
mobility enhancement gets limited by the strain independent µsr component.
6
 Next in Fig.  4b, we 
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 The observation of mobility enhancement saturation through uniaxial strain is also 
consistent with [43].  
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calculate ID,lin-VG for L = 100nm using µeff-Eeff of Fig.  4a. Fig.  4b suggests that with ε = 2.5% 
flatness or total self-compensation in ID,lin-VG characteristics can be achieved at VGS~1.2-1.5V. 
However, for a practical transistor, one needs to consider the contribution from additional 
scattering mechanisms near source/drain halo regions [35], which may modify this estimate of ε in 
achieving self-compensation. Thus we conclude that complete self-compensation (ΔID,lin ~ 0 at all 
VG) may not be possible within practical strain limits. However, as discussed in section VII-B, 
partial self-compensation (through positive Δµeff) is indeed a reality in uniaxial strained transistors 
and circuits.   
IV. SOURCES OF VT FLUCTUATION 
From our discussions in section III, we know that it is possible to achieve partial self-
compensation through uniaxial strain. In this section, using the following expression for VT in bulk 
CMOS [27], we identify the sources of ΔVT that one needs to self-compensate: 
 
 
2
2
4 ln ln ,
Dop Dop TB
T GS B Si Dop
SiO i i di
N N N tk TEOT
V Φ k T N q
n q n C


     (8) 
In (8), NT(t) indicates the time-dependent contribution from defects. These defects can be present 
within the oxide and these oxide defects NOT are observed during BTI stress on PMOS/NMOS 
transistor [5]. Defects can also be present at the oxide/substrate interface and these interface 
defects NIT are observed during NBTI stress on PMOS transistor [7]. Therefore, (8) indicates that 
ΔVT can arise from fluctuation in process parameters like ΦGS, EOT, NDop or in reliability 
parameters like NT(t). As shown in [44, 45], process-related fluctuation in Intel’s 45 nm technology 
corresponds to a 3σ of ~150mV, whereas temporal fluctuation has a mean shift of ~60mV with a 
3σ of ~30mV. In sum, one needs to handle a ΔVT,max ~ 240mV (above VT0) by designing transistors 
to operate at a voltage higher than V1. 
V. RESILIENCE TO PROCESS FLUCTUATIONS 
Given the principle of ID,lin self-compensation discussed in section II, let us explore in this 
section how an appropriately designed variation-resilient transistor (through uniaxial strain) might 
lead to ID,lin self-compensation against process fluctuations related to ΦGS and EOT. Our approach 
involves the calculation of VT using (8) and VG, Eeff, ID,lin, µeff  using the following equations [27]: 
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where the symbols have their standard definitions, as in [27]. Note that (11) leads to the usual 
expressions for ID,lin in sub-threshold (for VG << VT) and super-threshold (for VG >> VT) regions. 
Using (4)-(11), we simulate the transfer characteristics for a PMOS transistor. A unstrained 
transistor (having L = 130nm, EOT ~ 2.0nm) is prone to ±0.2nm EOT variation (Fig.  5b) and 
±10% ФGS variation (Fig.  5d). However, increase in strain to 2.5% results in smaller gm,ON near 
VGS~1.2-1.5V (Fig.  5c, Fig.  5e); therefore, ΔVT gives rise to negligible ΔID,lin in that voltage range, 
as discussed earlier. 
It is important to understand that while the proposed scheme partially compensates for 
EOT and ΦMS fluctuation at certain voltage ranges, unfortunately it can not at all compensate the 
effects of random-dopant fluctuation (RDF). Indeed, simulations suggest that ID,lin remains 
sensitive to RDF, irrespective of the µeff - Eeff steepness (see Fig.  6). To explain this result, 
consider the expression for Eeff in (10). Variation in NDop mainly effects the first term in the right-
hand side of (10). Therefore, any increase (decrease) in NDop, over and above the mean value, 
raises (lowers) both VT according to (8), as well as Eeff according to (10). Therefore, dopant 
fluctuation decreases (increases) µeff@VG with an increase (decrease) in VT – and as such can not 
satisfy the requirement for variation resilience based on (1). However, the proposed approach 
remains relevant as the technology evolves towards fully-depleted silicon-on-insulator with no 
issues related to RDF.  Similarly higher steepness in µeff - Eeff characteristics can not compensate 
the effects of channel length fluctuation (LER). This is because changes in L above (below) the 
mean value decreases (increases) strain and thereby µeff; as such causes ID,lin to decrease (increase), 
according to (11), irrespective of µeff - Eeff steepness. 
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Thus, we have demonstrated the advantage of increasing µeff - Eeff steepness (or reducing 
gm,ON) through strain in a variation-resilient transistor for obtaining self-compensation in ID,lin at 
certain voltage ranges. However, as discussed in (2) and (3), self-compensation is also partially 
effective for ID,sat and is apparently absent for IOFF. However, partial self-compensations in ID,lin 
and ID,sat also have significant impact in circuit analysis, as discussed in section VII.  
VI. RESILIENCE TO TIME-DEPENDENT FLUCTUATION 
Similar to the process-related VT fluctuations, we can also compensate NOT or NIT -related 
time-dependent VT fluctuations by increasing the µeff - Eeff steepness [19-21]. Based on the same 
principle, as discussed in section II, NOT-induced ΔVT will reduce Eeff@VG and hence improve 
µeff@VG, when measured at constant VG. We have experimentally observed such increase in 
µeff@VG due to NOT in [20, 21], which obviously compensates ΔVT, according to (1). Similarly, NIT-
induced ΔVT will also reduce Eeff@VG and consequently increase µeff@VG [19]. However, contrary 
to the cases for NOT, NIT introduces additional coulomb scattering centers [22] and hence reduces 
µeff@Eeff. As a result, Δµeff@VG due to NIT-induced ΔVT is not always positive (as the case for NOT-
induced ΔVT) and depends on the µeff - Eeff steepness [19]. Only for highly strained transistors 
having larger µeff - Eeff steepness, µeff improvement through Eeff reduction dominates over the 
downward shift of mobility-field curve (i.e., negative Δµeff@Eeff) – resulting positive Δµeff@VG for 
NIT-induced ΔVT. As such, according to (1), positive Δµeff/µeff,0@VG for highly-strained transistors 
can easily compensate the negative contribution from -ΔVT/(VG-VT0), resulting negligible ΔID,lin for 
the time-dependent degradation related to NOT 
VII. CIRCUIT LEVEL SELF-COMPENSATION 
So far we have explored the implication of self-compensation on individual transistor 
parameters (sections III-V) and demonstrated that partial self-compensation can be routinely 
achieved under various conditions in modern CMOS transistors involving uniaxial strain. In this 
section, we study the consequence of self-compensating NIT-induced ΔVT in digital circuits. First, 
we show why the current approach of SPICE simulation gives unphysical ΔEeff due to ΔVT and 
hence fails to capture the effect of self-compensation. Later, by considering appropriate changes in 
Eeff due to ΔVT, we show how self-compensation significantly reduces the circuit-level degradation 
due to NIT, compared to the one obtained from a conventional SPICE analysis (like [46]). Though 
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we restrict our analysis to time-dependent NIT variations, similar analysis should be valid for other 
sources of ΔVT variation. 
A. Issues with SPICE Analysis: Effect of Unphysical ΔEeff 
In current SPICE-based circuit analysis for NIT, Δµeff is calculated either empirically by 
adding an extra fitting parameter in ΔVT estimation [18] or analytically by using the following 
expression [46] –  
 
   
0
1 ,
eff
eff IT G T
N f V V





 (12) 
where αeff is a fitting parameter obtained from mobility degradation experiments performed at 
constant Eeff [47]), and based on the mobility model commonly used in BSIM/SPICE analysis, 
  
2
1 2
2 2
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ox ox
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T T
 
    
     
   
 (13) 
where Vgsteff is the gate overdrive (which is ~ VG-VT in strong inversion or when VG >> VT), θ1, θ2 
are fitting parameters. In fact, (Vgsteff + 2VT)/Tox in the right hand side of (13) effectively serves the 
purpose of Eeff in the BSIM/SPICE model, where Vgsteff and 2VT terms reflect the effect of variation 
in Qinv and Qdep, respectively. Moreover, the µ0/(1+αeffNIT) factor in (12) reduces with increasing 
NIT, to reflect the decrease in µeff@Eeff due to Coulomb scattering.  
So according to (12)-(13), an increase in NIT not only reduces µeff through the 
µ0/(1+αeffNIT) factor, but also reduces µeff through an increase in the (Vgsteff + 2VT)/Tox factor of (13)
. Therefore, µeff@VG in the existing SPICE analysis always decreases with NIT, irrespective of the 
µeff-Eeff steepness, which is inconsistent with our experimental observations in [19]. This 
discrepancy suggests that the variation of Eeff due to NIT through the (Vgsteff + 2VT)/Tox factor of (13)
is completely unphysical in the existing SPICE model.
7
 And as shown in the following paragraph, 
consideration of physical ΔEeff has significant consequences regarding self-compensation, 
especially for strained technology with steep µeff-Eeff characteristics. 
                                                     
7
 In fact, (Vgsteff + 2VT)/Tox term of (13) should fail to reflect the change in Eeff due to almost all 
sources of threshold variation (except RDF and LER), where only Qinv or Vgsteff changes with ΔVT. 
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B. Circuit Analysis using Physics-based ΔEeff 
Our experimentally calibrated physical µeff - Eeff model, i.e. (4)-(7), enables us to simulate 
I-V characteristics before and after NIT generation, considering proper change in transistor 
parameters like VT, µeff, Eeff, etc. To perform these I-V simulations as a function of VG and VD, we 
use the equations similar to the one used in PETE [48, 49]. The transistor parameters used in the I-
V simulation are: EOT = 1.2nm, NDop = 10
17
 cm
-3
, T = 300 
0
K, L = 45nm, W = 1µm, |VT0| = 0.4V 
(defined at ID,lin ~ 10
-6A/μm), IOFF = 1nA/µm, λ = 0.1, SS = 106mV/dec, DIBL = 107mV/V. In 
addition, we also use the classical SPICE-mobility model, i.e. (12)-(13), to perform similar I-V 
calculations using PETE. Fig.  7a,b clearly show the difference between the classical SPICE model 
(based on (12)-(13)) and the physical model (based on (4)-(7)) in predicting the change of ID-VG (at 
VDS = -0.1V) due to NIT-induced ΔVT. Mobility model in classical SPICE simulation [46] estimates 
an unphysical increase in Eeff due to NIT generation and hence degrades µeff@VG or ID@VG 
significantly, especially for 2.5% strained transistor (Fig.  7b) that has more µeff-Eeff steepness. On 
the other hand, the physical mobility model considers the effect of partial self-compensation due to 
NIT-induced Eeff reduction and hence predicts significantly less I-V degradation for 2.5% strained 
transistor. 
Next, we study the effect of NIT-induced ΔVT at VDD = 1V for (i) NAND gate driving an 
INV gate and (ii) 5-stage ring oscillator RO. These circuit configurations are further elaborated in 
[48]. Our calculation of delay degradation due to NIT-induced ΔVT (Fig.  7c,d) demonstrates the 
importance of using correct sign for ΔEeff in the circuit analysis, especially for the strained 
technology (see Fig.  7d). While unphysical variation of Eeff due to NIT in classical SPICE-mobility 
analysis predicts significant delay degradation with increase in strain, a physical mobility analysis 
predicts much less delay degradation for the strained technology. More importantly, although the 
ID,lin-VG characteristics of 2.5% strained transistor has no flatness up to 1V (Fig.  7b), presence of 
partial self-compensation in strained transistor (through positive Δµeff in (1)) reduces delay 
degradation by ~15% at ΔVT = 30mV (e.g., changes NAND delay degradation from 4.8% for 
unstrained to 4.07% for strained transistor).  
Thus our analysis with uniaxial strain silicon technology suggests the importance of 
physical mobility modeling in transistor/circuit level variability analysis. Although total self-
compensation (zero delay degradation) is not shown for VDD = 1V at the practical limits of uniaxial 
strain (Fig.  7), the reduction of delay degradation with strain (albeit by only ~0.73%) suggests the 
importance of µeff-Eeff steepness in reducing the effect of CMOS variability. The recent reports of 
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ID-VG characteristics in III-V transistors [50] indicate the presence of large µeff-Eeff steepness. 
Therefore, these advanced CMOS technology may reduce the delay-degradation further, and hence 
result in considerable increase in IC lifetime [20, 21], only if ΔEeff due to ΔVT is correctly taken 
into account. 
VIII. CONCLUSION 
We have demonstrated how the concept of variation resilience in existing MOS 
architecture is related to the negative steepness of the eff – Eeff relationship, or equivalently to the 
presence of smaller gm,ON. Such design is expected to make transistors less sensitive to various 
sources of VT variations, including those related to fluctuations in interfacial/oxide defects, oxide 
thickness, metal work-function, etc. Broadly speaking, the increase in eff – Eeff steepness can 
compensate any VT fluctuations that arise due to parameters within the oxide and gate regions, as 
well as in the oxide/substrate interface. In addition, we have studied the extent of variation 
resilience in uniaxial strained CMOS technology and have shown partial presence of self-
compensation in these transistors. This study has also identified the importance of physical 
mobility modeling in circuit analysis for advanced CMOS technology, by considering appropriate 
changes in transistor parameters (especially effective electric field) due to threshold voltage 
variation. Therefore, it is predicted that the effect of self-compensation will be observable in 
circuit/system level by further increase in the eff – Eeff steepness (for example, using III-V 
transistor technology), provided that circuit analysis reflects physical changes in transistor 
parameters. This might substantially reduce the burden on guard-band voltage, expensive design 
algorithms and/or extra circuitry – that are currently being used for mitigating the effect from VT 
variations. 
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Figure Captions: 
Fig.  1: (a) Linear transfer characteristics of a classical MOS transistor, where any sources 
of ∆VT lead to ∆ID,lin. The effect of ∆VT can be minimized by using guard-band voltage (VDD-V1). 
(b) Comparison of mobility-field (µeff – Eeff) relationship in classical and variation-resilient 
transistors. An increase in VT always results in an increase in µeff, except for NIT-related ∆VT. (c) 
Transfer characteristics of the proposed variation-resilient MOS transistor, where ∆VT is not 
reflected in ∆ID,lin. Thus variation-resilient transistor can operate with reduced guard-band. 
Fig.  2: Measured µeff-Eeff at different levels of strain (ε) are fitted using (4)-(7). Here, we 
estimate ε by using Fig. 11 of [43]. The measurement at 0% strain is consistent with the universal 
mobility measurement (dashed line) of [22]. 
Fig.  3: (a) Calculation of ΔH,ε within single sub-band, Airy-function approximation shows 
an increase in ΔH,ε with Eeff, as also observed in [40]. (b) ΔELH-HH = ΔH,ε – ΔH,ε=0  at different Eeff is 
close to its magnitude of 6.426ε eV at zero Eeff, where 6.426eV is the deformation potential. 
Fig.  4: (a) µeff-Eeff curves for different levels of strain, estimated using strain-dependent 
mobility model of (4)-(7). (b) Corresponding ID,lin-VG characteristics at VDS = 50mV for a simulated 
transistor having L = 100µm, EOT = 1.4nm, and NDop = 3x10
17
 cm
-3
. 
Fig.  5: (a) Comparison of µeff – Eeff steepness for unstrained (ε = 0%) and strained (ε = 
2.5%) transistors. (b, d) Unstrained transistor having less µeff – Eeff steepness suffers from EOT and 
ФGS variations. Whereas, (c, e) strained transistor with higher µeff – Eeff steepness or small gm,ON is 
less sensitive to EOT and ФGS variation at operating VG. 
Fig.  6: (a) Unstrained transistor suffers from ±20% NDop variation. (b) Though gm,ON ~ 0 at 
VGS ~1.2-1.5V for 2.5% strained transistor, dopant fluctuation remains uncompensated around that 
range of VGS. 
Fig.  7: Simulated ID-VG characteristics at |VDS| = 0.1V for (a) unstrained and (b) 2.5% 
uniaxial strained transistor. Effect of NIT-induced ΔVT in NAND gate and 5-stage RO circuits for 
(c) unstrained and (d) 2.5% uniaxial strained transistor. The difference between classical SPICE 
simulation based on (12)-(13) (solid symbols) and circuit simulation based on (4)-(7) (open 
symbols) is clearly evident in strained CMOS transistor. 
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